Abstract: Full adder cell is widely employed in larger circuits such as multiplier, compressor, address calculation of cache memory, and so on. Therefore, it plays an important role in determining the entire performance of digital system. In this paper, a novel high-speed, high-performance, and reliable full adder cell based on NAND, MAJORITY-not, and NOR at nanoscale using carbon nanotube field effect transistors (CNFETs) is presented. Several simulations have been carried out using different power supplies, load capacitors, frequencies, and temperatures at 32 nm-CMOS and 32 nm-CNFET technologies using HSPICE simulator tool. Simulation results demonstrate the superiority of the proposed cell in terms of delay and power-delay product (PDP) compared to other full adder cells. In addition, to evaluate the robustness of the CNFET-based full adder cells with respect to process variation (diameter mismatches of the CNFETs' nanotubes), Monte Carlo transient analysis is conducted. Experimental results confirm that the proposed design can function more properly and experience less diameter variations in the presence of the process fluctuations than the other cells do.
Introduction
Full adder cell is one of the most important arithmetic units which is included in the critical path of complex arithmetic circuits such as multipliers and dividers and consequently, directly affects the entire system performance. Therefore, it can be clearly concluded that efficient design of full adder cell with respect to delay and power consumption is a vital task for today's handheld devices, i.e., laptops, tablets, personal digital assistants (PDAs), and so forth.
As the feature size of the CMOS circuits scales down into the nanoranges, they face some new challenges such as decreased gate control, process variation, and short channel effects (Lin et al., 2008) . Mentioned drawbacks limit the use of nanoscale CMOS technology in the time to come. Considering these problems, many scientists are pursuing their researches toward recently emerging nanotechnologies such as single electron transistor (SET) (El-Seoud et al., 2007) , quantum-dot cellular automata (QCA) (Jang and Yang, 2013; Navi et al., 2010b ) and carbon nanotube field-effect transistor (CNFET) (Jung et al., 2013; Tang et al., 2010) . Because of the similarities in the functionality and intrinsic characteristics with MOSFET and low off-current when the transistor is off, CNFET seems to be more promising successor to the conventional MOSFET compared to the other nanoscale technologies. Therefore, in this paper, a novel high-speed and low power-delay product (PDP) CNFET-based full adder cell is presented and compared with the other classical and state-of-the-art 32 nm-CMOS and 32 nm-CNFET-based full adder cells.
The rest of this paper is organised as follows. In Section 2, some classical and state-of-the-art full adder cells are reviewed. In Section 3, CNFET technology is reviewed briefly. In Section 4, the structure of the novel full adder cell is proposed. In Section 5, computer simulation results and performance analyses are provided. Finally, the conclusions are in Section 6. (Navi et al., 2009b ) (b) CNT-Design2 (Navi et al., 2009a ) (c) CNT-3c2c (Navi et al., 2010a) 
Previous work
In this section, we review some full adder cells addressed in the literature. We take into account full adders based on both 32 nm-CMOS and 32 nm-CNFET technologies. Note that the width of each transistor is shown next to the each one in Figures 1 to 3 . The transmission-gate adder (TGA) (Weste and Eshraghian, 1993) , which has 20 transistors, is shown in Figure 1 (a). Since transmission gate (TG) does not have threshold loss problem, output signals of TGA are full-swing. One of disadvantages of TGA is that it uses double the number of transistors while the full adders use standard pass transistor logic. Therefore, this approach increases transistor count of circuits.
The hybrid full adder cell (Chang et al., 2005) , which has 26 transistors, is shown in Figure 1 (b) . Hybrid style is composed of a high-performance two-input XOR/XNOR circuit, a hybrid CMOS style, and two inverters to provide SUM and Cout signals with high driving capability.
The CNT-FA full adder cell (Safaei Mehrabani et al., 2013) shown in Figure 1 (c) contains 12 CNFETs and its critical path consists of three CNFETs. CNT-FA uses the voltage of capacitor network to control gates of CNFETs. This approach leads to have high speed to produce output signals. Presence of NOT gates in the last stage improves the driving capability of CNT-FA.
The NMNFA style (Navi et al., 2009b ) is shown in Figure 2 (a). This style is based on NAND-MAJORITY-NOR function and is composed of three capacitors and 18 transistors. NMNFA's critical path consists of one capacitor and four transistors. In this style, NAND and NOR functions are implemented by setting the proper threshold voltage in inverter gates.
The CNT-Design2 (Navi et al., 2009a ) is shown in Figure 2 (b). This style is based on minority function and is composed of seven capacitors and four CNFET-based inverters. One advantage of CNT-Design2 is that it benefits from the low number of transistors. The CNT-3c2c (Navi et al., 2010a) , which has five capacitors and four CNFET-based inverters, is shown in Figure 2 (c). The first NOT gate is a minority function and produces Cout signal from the summation of inputs. The second NOT gate produces SUM using two times of Cout signal and summation of input signals. The critical path of the CNT-3c2c cell consists of two capacitors and three CNFET inverters. The SyMuT full adder (Safaei Mehrabani and Eshghi, 2015) is shown in Figure 2(d) . It is based on capacitive threshold logic and uses a three-input capacitive network. The SyMuT contains 14 transistors which three of them are placed along critical path of cell. The way that the Cout signal is produced is using two cascaded inverters but to produce SUM signal there are four different paths that each time only one path is active and other paths are in the high-impedance mode. Inverter gates are used to control the last stage transistors and therefore the SUM signal is produced fast. The handicap of this cell is that the SUM signal has not driving power and it is expected to lose its functionality in large structures.
The Design3 (Ghadiry et al., 2013) full adder cell shown in Figure 3 (a), comprises 28 transistors. It consists of three modules for producing XOR/XNOR, Cout and SUM signals. Module XOR/XNOR is based on pass transistor logic and consumes less power, since there is no any path to power supply rails. The critical path of Design3 cell consists of four transistors that lead to long propagation delay.
The CNPTL (Moaiyeri et al., 2012) full adder cell shown in Figure 3 (b), comprises 20 transistors. This design includes two identical modules to produce SUM and Cout outputs. The critical path of CNPTL consists of only two transistors, which makes it have short propagation delay. Note that both SUM and Cout outputs suffer from threshold loss problem. As a matter of fact, when inputs ABC = '000' or ABC = '111' then SUM output has not a full swing capability. Also, for all possible combinations of inputs Cout output is non-full swing.
The Ours1 (Aguirre-Hernandez and Linares-Aranda, 2011) full adder cell shown in Figure 3 (c) is a design based on pass transistor logic aiming to reduce the power consumption and PDP metrics. It applies both XOR/XNOR and AND/OR functions to produce SUM and Cout signals. Ours1 cell comprises 28 transistors and its critical path consists of three transistors.
Carbon nanotube field effect transistor
Carbon nanotube (CNT) is composed of rolling sheets of graphite which is discovered by Iijima in 1991. Since the discovery of CNT, scientists have been conducting their researches for nanoscale devices such as probe (Dai et al., 1996) , biology (Teker et al., 2005) , chemical sensors (Cho et al., 2007) , transistors (Martel et al., 1998) , and inverters (Liu et al., 2001) . CNTs are of two types, which are called, single-walled carbon nanotubes (SWCNTs) and multi-walled carbon nanotubes (MWCNTs) (McEuen et al., 2002) . As a matter of fact, SWCNTs consist of one cylinder whereas MWCNTs have multiple layers of graphite rolled in on themselves to form a tube shape with an interlayer spacing of 3.4 Å. A SWCNT, depending on its chirality vector (n 1 , n 2 ), can be either metallic or semiconducting. Chirality vector specifies the arrangement angle of the carbon atoms along the tube (Lin et al., 2009 ).
1 2 | n n | 3K(K ), − = ∈Z SWCNT is metallic and otherwise it is semiconducting. SWCNTs are utilised as the channel of the CNFETs. The current-voltage (I-V) characteristics of CNFETs are similar to MOSFETs. The main advantage of CNFET is that p-type and n-type transistors have the same mobility when they have equal feature size. This property eases transistor sizing in complex circuits with large number of transistors (Cho et al., 2009 ). Another benefit is that CNFET has more speed and lower power consumption than the MOSFET (Cho et al., 2009 ). The schematic of CNFET is shown in Figure 4 . CNFET also like MOSFET has threshold voltage, which is required for turning it on. As it is shown in equation (1), the threshold voltage of CNFET is proportional to the inverse of the diameter of CNT ). Considering equation (1), it can be concluded that threshold voltage of CNT transistor can be easily modified by setting the diameter of the CNT.
The diameter of the CNT can be achieved from equation (2).
Because of mentioned properties of CNFET and also further similarities with MOSFETs in both of 'operation and characteristics', in this paper, this kind is utilised for proposed adder cell design.
Design and transistor level implementation of proposed full adder cell
In this section, a new design for 1-bit full adder cell is discussed. In Subsection 4.1, the functionality of the proposed design is studied using Boolean algebra. In Subsection 4.2, transistor level implementation of the proposed design is presented.
Design of proposed full adder
The design of the proposed full adder cell is shown in Figure 5 . In this design, there are three-input majority-not, NAND, and NOR gates plus a 2-to-1 multiplexer. First, majority-not gate produces Cout signal. Then, Cout signal controls the multiplexer in order to produce SUM signal. We call the proposed full adder cell as 'carbon nanotube multiplexed NAND-MAJORITY-NOR' (CNT-MNMN) Full Adder. 
A transistor level implementation of the proposed CNT-MNMN full adder
Considering equation (3), only NAND, NOR and MAJORITY-NOT universal gates are needed in order to realise SUM and Cout signals. The circuit for realising universal gates that is suggested in Navi et al. (2009b) is shown in Figure 6 . Note that, capacitors used in Figure 6 can be realised by means of high density CNT capacitors (CNCAPs) (Budnik et al., 2006) . Therefore, this design of SUM signal leads to the elimination of the time-consuming gates of XOR and XNOR. To implement a NAND gate, threshold voltage (V th ) of n-CNFET and p-CNFET transistors suggested in Figure 6 should be 'high' and 'low', respectively. To implement a NOR gate, V th of n-CNFET should be 'low' and V th of p-CNFET should be 'high'. In order to implement MAJORITY-NOT gate both n-CNFET and p-CNFET transistors should have 'high' V th . The structure of the proposed 1-bit full adder cell is shown in Figure 7 . CNT diameter (D) and width (W) of each transistor at 0.5v voltage supply has been shown in Figure 7 . For instance, by choosing (n 1 = 20, n 2 = 0) the diameter of p 1 transistor will be 1.566 nm. 
Simulation results analysis
In this section simulation results are taken into account. First, simulation environment is presented in Subsection 5.1. Then, in Subsection 5.2, the proposed full adder cell is compared against some classical and state-of-the-art designs, addressed in the literature. At last, since process variation/fluctuation (diameter mismatches of the CNFETs' nanotubes) is one of the important concerns in today's nanoelectronics, Monte Carlo transient analysis is also conducted in Subsection 5.3.
Experimental setup
The HSPICE simulator tool is used to simulate all designs. To simulate CMOS adders 32 nm Predictive Technology Models (PTM, 2009) and to simulate CNFET-based cells compact SPICE model including non-idealities Wong, 2007a, 2007b ) have been used. The parameters of this model with their values and brief descriptions are shown in Table 1 . The algorithm proposed in Chang et al. (2005) is used for transistor sizing of circuits so that a minimum PDP be achieved. For accurate comparisons between different designs, comprehensive simulations carried out. Complete input pattern containing all the 56 possible transitions from an input combination to another one is applied to the circuit in order to measure the propagation delay. The propagation delay of each full adder cell is measured from the time that the input signals reach 1/2 VDD to the moment that the output signals reach to the same level. The average power consumption is also evaluated during the long period of time by applying complete input patterns. Since PDP makes a compromise between delay and power dissipation of circuits, it could be an appropriate measure to compare the performance of different designs. Wong (2007a, 2007b) 
Performance comparisons
In the first experiment, all circuits are simulated in a range of supplies from 0.8V to 1.1 V with 1 GHz operating frequency and load capacitor of 10 fF, all at 25°C temperature. Results of this experiment are tabulated in Table 2 . Italic-faced numbers in Table 2 show the best results compared to presented designs. This Table shows that Design3, CNT-3c2c, CNT-Design2, TGA, and Ours1 fail in all supplies. But Hybrid design functions only at one supply. As a result, mentioned full adder cells are not suitable in applications with high frequencies. However, CNPTL has proper functionality only at high supplies; CNT-MNMN, CNT-NMNFA, and CNT-FA have suitable functionality and also scale well with range of power supplies. Moreover, from this table, it can be concluded that CNT-MNMN has the best delay and PDP of all.
Figure 8 Simulation setup
Source: Shams et al. (2002) To evaluate the performance of the full adder cells more accurately, they are applied in a large arithmetic structure such as an 8-bit ripple carry adder (RCA). A test bench based on the circuit structure which is shown in Shams et al. (2002) is applied to evaluate the performance of different full adder cells at various power supplies and operating frequencies. As suggested in Figure 8 , structure suggested in Shams et al. (2002) , consists of eight cascaded full adder cells. Notes: f = 1 GHz, Cload = 10 fF.
To provide more realistic inputs, each of three input signals are separately fed through two symmetrical cascaded inverters (buffer) and the outputs are loaded with buffers to provide better loading capabilities. The latency is calculated from the moment that the inputs are applied to the first full adder cell until the latest output signal of the eighth cell is resulted. To evaluate the power consumption, all eight cascaded cells and also buffers are brought into account. Simulation results of this experiment are listed in Table 3 . Note that since CNT-3c2c, CNT-Design2, CNPTL, TGA, and Ours1, fail to function in this structure, they are not shown in Table 3. Considering Table 3 the proposed design outperforms its counterparts regarding delay metric. At 0.65 V, for instance, the proposed design is faster than CNT-NMNFA, CNT-FA, SyMuT, CMOS-DLPA, and hybrid about 83%, 80%, 69%, 96% and 95%, respectively. In PDP point of view the proposed cell has the superior one at 0.5 V power supply. However, at 0.65 V and 0.8 V, the proposed cell has less PDP after the SyMuT design. In fact, the proposed CNT-MNMN works well in all simulation conditions and has the highest speed and the lowest PDP. This feature makes the proposed design to be suitable circuit for today's high-speed applications with low energy consumption. Table 3 Power (E-6W), delay (E-12S), and PDP (E-17J) of 8-bit RCA (temperature = 27°C) Driving capability of the circuits evaluated for different output load capacitors, ranged from 5 fF up to 45 fF at 0.5 V supply and 100 MHz frequency. Results of this experiment are shown in Figure 9 . According to the simulation results, CNT-MNMN has the lowest PDP regardless of variant load capacitors compared with the other cells. Note that CMOS-based cells fail to work except hybrid and Design3 which function only with loads smaller than 5 fF.
To evaluate the performance and functionality of the circuits at different operating frequencies, all full adder cells are simulated at 100 MHz up to 1,000 MHz, at 0.5 V supply voltage. The simulation results are plotted in Figure 10 . It can be readily seen from Figure 10 that the proposed cell has normal functionality and can work with high performance at higher frequencies. In addition, it can be also inferred that the best PDP belongs to the proposed full adder cell at all operating frequencies. Note that, since Ours1, Design3, and TGA fail to work at this simulation they are not included in Figure 10 . Moreover, CNT-FA, CNPTL, and hybrid cells do not function at frequencies higher than 750 MHz, 500 MHz, and 100 MHz, respectively. The adder cells are simulated against variant temperatures, ranged from 0°C up to 70°C at the previous simulation conditions and their immunity are evaluated. Simulation results are plotted in Figure 11 . From Figure 11 , it can be inferred that the proposed cell has normal functionality and operates with high performance and outperforms the other designs in a vast temperature range. For instance, at 50°C temperature, the proposed cell consumes lower energy about 77%, 58%, 71%, 66%, 67%, 77%, and 95% compared to CNPTL, SyMuT, CNT-NMNFA, CNT-Design2, CNT-3c2c, CNT-FA, and hybrid, respectively. Note that since Design3, TGA, and Ours1 cells cannot properly function at this simulation, they are not included in Figure 11 . 
Evaluation of robustness of designs against process variation
Process variation of CNFETs is the most important concern because it negatively affects the delay, power dissipation, and PDP of the circuits. As a result, the process variations should be taken into consideration in the fabrication of nano devices. In the following, the diameter mismatches of nanotubes of the CNT transistors for CNT-MNMN, SyMuT, CNT-NMNFA, CNT-3c2c, CNT-Design2, CNT-FA, and CNPTL cells are studied. To consider the mismatches of the diameters of the nanotubes for mentioned adder cells, a Monte Carlo transient analysis (Moaiyeri et al., 2012 ) with a reasonable number of 30 iterations for each simulation is conducted using Synopsys HSPICE tool. The statistical significance of 30 iterations is extremely high. As a matter of fact, if a circuit for all 30 iterations operates well, there is a 99% probability that over 80% of the entire possible component values functions correctly. Simulation results for delay, power consumption and PDP parameters are reported in Figures 12 to 14 , respectively. In these simulations, the distribution of the diameter values is assumed to be Gaussian with 6-sigma distribution. This is a reasonable supposition for large numbers of fabricated CNTs (Elshabrawy et al., 2010) . Considering simulation results, CNPTL is less sensitive to the process variations of diameters of CNTs and it is apparent that CNT-MNMN cell (the proposed) is more robust and less sensitive to the diameter deviations, compared to CNT-NMNFA, CNT-3c2c, CNT-Design2, SyMuT, and CNT-FA cells. It is worth mentioning that CNT-Design2 fails to function with diameter deviations greater than 0.16 nm.
Conclusions
A novel high-speed and high-performance full adder cell using CNFET which is one of the recently emerging nanotechnologies was presented in this paper. The proposed cell was designed by means of NAND, MAJORITY-not, and NOR functions. In fact, only NAND, NOR and MAJORITY-not universal gates were utilised in its structure which led to eliminating the time consuming XOR and XNOR gates. The outputs of the novel full adder cell were full swing, since NOT gates were applied to produce them. The proposed circuit was evaluated in terms of delay, power dissipation, PDP and sensitivity to the process variations using Synopsys HSPICE tool. The results of comprehensive simulations confirmed the superiority of the proposed adder cell in comparison with the other classical and state-of-the-art 32 nm CMOS and CNFET-based full adders, in various conditions.
